

### **Amendments to the Claims**

Please amend claims 1-3, 7, 10, 16-21, and 25-27 and add new claim 31 as follows:

1. (Currently amended) A router apparatus wherein routing information of a first unit is mirrored to a second unit in real time,

wherein at least one of the first unit and the second unit comprises at least one switching unit for transferring the routing information from the first unit to the second unit, eliminating a delay associated with use of a PCI-to-PCI board for transferring the routing information,

wherein at least one of the first unit and the second unit comprises at least one programmable logic device (PLD) for controlling the at least one switching unit, and

wherein the mirrored routing information is transferred along one path from a first switching unit of the first unit directly to a second switching unit of the second unit.

2. (Currently amended) The apparatus of claim 1, wherein when the routing information is stored in a first memory of ~~[[a]] the~~ first switching unit, and wherein the first switching unit transfers the information to the second unit.

3. (Currently amended) The apparatus of claim 2, wherein ~~[[a]] the~~ second switching unit receives the routing information from the first switching unit and stores the routing information in a second memory of the second unit.

4. (Previously presented) The apparatus of claim 3, wherein the second switching unit prevents signal transmission from the second unit to the second memory.

5. (Previously presented) The apparatus of claim 2, wherein when the first memory is loaded, the first switching unit prevents signal transmission from the first unit to the second unit.

6. (Original) The apparatus of claim 5, wherein the second switching unit prevents data from being loaded from the second memory.

7. (Currently amended) The apparatus of claim 1, wherein the first switching unit comprises a first programmable switch and the second switching unit comprises a second programmable switch.

8. (Original) The apparatus of claim 7, wherein the first and second switching units are structural equivalents.

9. (Original) The apparatus of claim 7, wherein the first and second switching units are functional equivalents.

10. (Currently amended) A routing redundancy apparatus comprising:  
a first unit for storing routing information in a first memory and for simultaneously transferring the routing information to a second unit by using a first switching unit; and  
a second unit for receiving the routing information by way of a second switching unit and storing [[it]] the received routing information in a second memory,  
wherein the routing information is transferred along one path from the first switching unit of the first unit directly to the second switching unit of the second unit.

11. (Original) The apparatus of claim 10, wherein while the routing information is stored in the second memory, the second switching unit prevents signal transmission to the second memory.

12. (Previously presented) The apparatus of claim 10, wherein when the first memory is loaded, the first switching unit prevents signal transmission from the first unit to the second unit.

13. (Original) The apparatus of claim 12, wherein the second switching unit of second unit prevents the second memory from being loaded.

14. (Original) The apparatus of claim 10, wherein the first and second switching units are programmable switches.

15. (Previously presented) The apparatus of claim 10, wherein the first and second switching units have the same structural configuration.

16. (Currently amended) A data redundancy system comprising:  
a first switching unit;  
a second switching unit; and  
a first unit comprising a first switching unit and a first memory for storing routing information, the first unit simultaneously transferring the routing information to a second unit while storing the routing information in the first memory[], and  
wherein the second unit comprising a second switching unit and a second memory for storing the routing information transferred from the first unit,

wherein the routing information is transferred along one path from the first switching unit directly to the second switching unit.

17. (Currently amended) The system of claim 16, wherein ~~the first unit further comprises the first switching unit~~ is controlled by a programmable logic device (PLD).

18. (Currently amended) The system of claim ~~[[17]]~~ 16, wherein ~~the second unit further comprises the second switching unit~~ is controlled by a programmable logic device (PLD).

19. (Currently amended) The system of claim ~~[[18]]~~ 16, wherein the routing information is transferred from the first unit to the second unit via the first and second switching units, eliminating a delay associated with use of a PCI-to-PCI board for transferring the routing information.

20. (Currently amended) The system of claim ~~[[19]]~~ 16, wherein the routing information stored in the first memory is transferred via the first and second switching units to the second memory.

21. (Currently amended) The system of claim 16, wherein the first switching unit comprises:

at least one multiplexer; and

at least one tristate output buffer in communication with the at least one multiplexer;

wherein the first switching unit is configured to connect to a plurality of external devices to route a signal inputted from a first device to a second device, according to control information.

22. (Original) The system of claim 21, wherein the at least one multiplexer is a 2:1 multiplexer comprising:

two input terminals;

one output terminal; and

one control terminal responsive to a select signal.

23. (Original) The system of claim 22, wherein when the select signal is in a first state, the at least one multiplexer outputs a first signal, and when the select signal is in a second state, the at least one multiplexer outputs a second signal.

24. (Original) The system of claim 22, wherein the at least one tristate output buffer is connected to the output terminal of the at least one multiplexer, wherein when the select signal is equal to a first value, the tristate output buffer is in an output-enable state, and when the select signal is equal to a second value, the tristate output buffer is in an output-disable state.

25. (Currently amended) A method of providing data redundancy in a routing system having a first switching unit, a second switching unit, a first unit comprising a first memory, and a second unit comprising a second memory, the method comprising:

loading the first memory with routing information received by the first unit;

transferring the routing information from the first unit to the second unit via the first switching unit in direct communication with the second switching unit; and

loading the second memory with the routing information transferred from the first unit,

wherein the routing information is transferred along one path from the first switching unit of the first unit directly to the second switching unit of the second unit.

26. (Currently amended) The method of claim 25, wherein ~~the first unit further comprises the first switching unit~~ is controlled by a programmable logic device (PLD).

27. (Currently amended) The method of claim ~~[[26]] 25~~, wherein ~~the second unit further comprises the second switching unit~~ is controlled by a programmable logic device (PLD).

28. (Original) The method of claim 25, wherein the first switching unit comprises:  
at least one multiplexer; and  
at least one tristate output buffer in communication with the at least one multiplexer;  
wherein the first switching unit is configured to connect to a plurality of external devices  
to route a signal inputted from a first device to a second device, based on control signals.

29. (Original) The method of claim 25, wherein the at least one multiplexer is a 2:1  
multiplexer comprising:  
two input terminals;  
one output terminal; and  
one control terminal responsive to a select signal.

30. (Original) The method of claim 29, wherein when a select signal is in a first state,  
the at least one multiplexer outputs a first signal, and when the select signal is in a second  
state, the at least one multiplexer outputs a second signal.

31. (New) The apparatus of claim 10, wherein at least one of the first switching unit  
and the second switching unit is controlled by a programmable logic device (PLD).